



International Journal of Advance Research, IJOAR .org
Volume 1, Issue 7, July 2013, Online: ISSN 2320-9119

PIPELINED MULTIPLEXER BASED FULL ADDER USING CMOS LOGIC

Mr.A.John sterrett noel^{#1}

*II M.TECH- VLSI department, Sathyabama University
OMR Road, Chennai, Tamil nadu, India
noelnofear111@gmail.com*

Abstract-

The efficiency of a system mainly depends on the performance of the internal components present in the system. So, the internal components must be designed in such a way that they should consume less power with increase in speed. Full adder is one of the major components in the design of many sophisticated hardware circuits. Perhaps it is one of the essential components in the design of a wide variety of processors also. In this paper several pipelined multiplexer based CMOS full adder topologies are presented. The main idea is to introduce the design of high performance and low power multiplexer Based cmos transistor full adder which acquires less power and high speed. Due to pipelining we acquire high speed and low power consumption.

Keywords-

full adder, pipelining, power, speed, CMOS.

I.INTRODUCTION

Full adder is one of the basic building blocks of many of the digital VLSI circuits. Several refinements has been made regarding its structure since its invention. The main aim of those modifications is to reduce the number of transistors to be used to perform the required logic, reduce the power consumption and increase the speed of operation. One of the major advantages in reducing the number of transistors is to put more devices on a single silicon chip there by reducing the total area. In the recent days the use of portable electronic devices like cellular devices, laptops has been

increased exponentially. The main requirement of these portable devices is reduced power consumption, small area and high speed of operation. To achieve these requirements research efforts in the field of low power VLSI (very large scale integration) have increased many folds. As the number of transistors on a single silicon chip increases, the package density also increases. With the rise in chip density, power consumption of VLSI systems is also increasing and this further, adds to reliability and packaging problems. Packaging and cooling cost of VLSI systems also goes up with high power dissipation. So, the low power consumption along with minimum delay and area requirements is one of important design consideration for IC designers in designing portable electronic devices and many sophisticated hardware circuits.

A basic full adder has three inputs and two outputs which are sum and carry. The logic circuit of this full adder can be implemented with the help of XOR gate, AND gates and OR gates. The logic for sum requires XOR gate while the logic for carry requires requires AND and OR gates.

The basic equations for sum and carry of a full adder are

$$\text{Sum} = A(\text{xor})B(\text{xor})C \quad (1)$$

$$\text{Carry} = AB + BC + CA \quad (2)$$

The basic logic diagram for full adder using its Boolean equations with basic gates can be represented as shown below




Figure 1: Logic circuit for Full Adder

The XOR gate is the basic building block of the full adder circuit. The performance of the full adder can be improved by enhancing the performance of the XOR gate. Several refinements has been made in its structure in terms of transistors to increase the performance of full adder. The early designs of XOR gates were based on eight transistors or six transistors that are conventionally used in most designs. The main intention of reducing this transistor count is to reduce the size of XOR gate so that large number of devices can be configured on a single silicon chip thereby reducing the area and delay. In the proposed work the XOR gate is implemented with only two transistors which reduces the area to a large extent and power consumption.

The full adder design in static CMOS using complementary pull up pMOS network and pull down nMOS network is the most conventional

one, and it also has the advantage of very low power consumption. However, it has as many as 28 transistors and thus requires considerable chip area for its implementation. The full adder design based on CMOS transmission gates and CMOS inverters uses 20 transistors. The circuit can operate with full output voltage swing. The designs were further reduced to only 16 transistors while maintaining the full output voltage swing operation. To further minimize the number of transistors, pass transistor logic can be used in lieu of transmission gate. Pass transistor logic based XOR and XNOR circuits were used and as a result the full adder design consists of only 14 transistors. In this design, an inverter is employed to generate the function $A \oplus B$. The full adder can be implemented in terms of two half adders. It can be represented in the form of modules as




Figure 2: structure of full adder.

II. EXISTING FULL ADDER USING PASS TRANSISTOR LOGIC

In the present paper the full adder is implemented by using multiplier based pass transistor logic that uses MOSFETs as its basic components. Further the logic is implemented separately for pmos transistors, nmos transistors and cmos transistors. The same happens when a PMOS transistor is being considered. In this case the 0 input logic value when transmitted is not totally propagated, and a V_{th} voltage remains stored in the output capacitance. The same happens when a PMOS transistor is being considered. In this case the 0 input logic value when transmitted is not totally propagated, and a

V_{th} voltage remains stored in the output capacitance.

In the present paper, the logic for multiplexer is realized using pass transistor logic. The number of transistor count can be decreased by implementing pass transistor logic in the multiplexers. Further, the pass transistor logic is implemented in multiplexer for pmos, nmos and cmos transistors separately.




Figure 3: Multiplexer based full adder using Pass transistor logic

Pass transistor logic is used to improve the performance of arithmetic and logic circuits. This logic can be used to reduce the power dissipation in the system and to increase the speed of operation of the processor. By using pass transistor logic the number of transistor count can also be reduced when compared to static CMOS design in realizing the complex systems. When the number of transistors are decreased the area of the chip decreases in parallel. When the number of transistors is reduced, we can decrease the number of layout elements and parasitic capacitances. Several parasitic capacitances are charging and discharging during signal propagation, and some current is consumed. Therefore, PTL design can

be used to remove some transistors, and, it may be important to reduce the current consumption. However, some electrical problems must be addressed. There are situations in which the input signal of a PTL gate is passed to the output node, but the output signal sometimes can be degraded. For instance, the 1 input logic value when transmitted through a NMOS transistor cannot charge the output parasitic capacitance to V_{dd} level. The maximum voltage stored by the output capacitance is V_{dd}-V_{th}. V_{th} is the threshold voltage of the NMOS transistor.

The figure 3 shows the block diagram for the design of full adder using multiplexers that uses pass transistor logic as its basic building logic. The logic is implemented using six 2x1 multiplexers which has two inputs and one output for each multiplexer with a select line in its structure. The output is generated depending on the selection line only. These multiplexers can be designed with the help of pass transistor logic that uses both PMOS and NMOS transistors.

III. PROPOSED PIPELINED MULTIPLEXER BASED FULLADDER USING CMOS TRANSISTOR LOGIC

As we want to reduce the power consumption increase the speed, accuracy of the system we go for pipelining concept. Here we are modifying the existing work by pipelining the full adder multiplexer. In the modified pipelined concept we are using cmos logic Hence we obtain good speed and low power consumption is obtained.

D FLIP
 FLOP




Figure 4: pipelined multiplexer fulladder

IV. SIMULATION RESULTS

The simulation results for the proposed logic are




Figure 5: Simulation result of multiplexer based full adder using Cmos logic without pipelining




Figure 6: Simulation result of pipelined multiplexer based full adder using Cmos logic

Table 1. Performance parameters of proposed full adders

Performance parameters of proposed full adders

parameter	Power consumed(watts)	Number of transistors
Mixed CMOS	393.9778P	14
Pass transistor Pmos(sum)	3.1933U	10
Pass transistor Pmos(carry)	638.2011N	12
Pass transistor Nmos(sum)	9.0434P	10
Pass transistor Nmos(carry)	9.0434P	12
CMOS full adder	0.631mw	84
CMOS pipelined full adder	0.591mw	116

From table 1, it can be observed that the power dissipation of pipelined CMOS full adder is less compared to CMOS full adder without pipeline adder circuits. Because of these advantages it can be used in many of the low power applications which is considered to be an important feature in portable devices.

V.CONCLUSION

In the present work, the full adder design is realized in three different ways with the help of PMOS, NMOS and CMOS transistors and pipelining concept is introduced as to reduce power Consumption and to obtain speed, accuracy.here the pipelining concept is introduced in CMOS and pass transistor logic in multiplexer based full adder and hence the power analysis parameters are compared. Simulation result shows that this proposed full adder achieves better power reduction when compared with other commonly used full adders.

REFERENCES

[1] M. Hosseinzadeh, S.J. Jassbi, and Keivan Navi, "A Novel Multiple Valued Logic OHRNS Modulo *rn* Adder Circuit", *International Journal of Electronics, Circuits and Systems*, Vol. 1, No. 4, Fall 2007, pp. 245-249.

[2] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," in *Proc.IEE Circuits Devices Syst.*, vol. 148, Feb. 2001, pp. 19-24.

[3] Y. Leblebici, S.M. Kang, *CMOS Digital Digital Integrated Circuits*, Singapore: Mc Graw Hill, 2nd edition, 1999, Ch. 7.

[4] J. Wang, S. Fang, and W. Feng, "New efficient designs for XOR andXNOR functions on the transistor level," *IEEE J. Solid-State Circuits*,vol. 29, no. 7, Jul. 1994, pp. 780-786.

[5] H. T. Bui, A. K. Al-Sheraidah, and Y.Wang, "New 4-transistor XOR andXNOR designs," in *Proc. 2nd IEEE Asia Pacific Conf. ASICs*, 2000, pp.25-28.

[6] H.T. Bui, Y. Wang, Y. Jiang , "Design and analysis of 10- transistor fulla dders using novel XOR-XNOR gates," in *Proc. 5th Int. Conf. SignalProcess.*, vol. 1, Aug. 21-25, 2000, pp. 619-622.

[7] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates," *IEEE Trans. CircuitsSyst. II, Analog Digit. Signal Process.*, vol. 49, no. 1, Jan. 2002, pp. 25-30.

[8] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst.*, vol. 10, no. 1, Feb. 2002, pp. 20- 29.

[9] K.-H. Cheng and C.-S. Huang, "The novel efficient design of XOR/XNOR function for adder applications," in *Proc. IEEE Int. Conf.Elect., Circuits Syst.*, vol. 1, Sep. 5-8, 1999, pp. 29-32.

[10] H. Lee and G. E. Sobelman, "New low-voltage circuits for XOR and XNOR," in *Proc. IEEE Southeastcon*, Apr. 12-14, 1997, pp. 225-229.

[11] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage swing nodes," in *Proc. IEEE Worksh. Signal Process. Syst.*, Oct. 20-22,1999, pp. 713-722.

[12] G.A. Ruiz, M. Granda, “An area-efficient static CMOS Carry select adder based on a compact carry look-ahead unit”, *Microelectronics Journal*, Vol. 35, No. 12, 2004, pp. 939-944.

[13] B. Dilli Kumar, M. Bharathi, “A high speed and efficient design for binary number squaring using Dwandwa Yoga”, in *IJARCET*, june. 2012, volume 1.issule 4,pp. 476-479.

[14] Ko, U., P. Balsara and W. Lee, 1995. “Low- power design techniques for high performance CMOS adders”, *IEEE Trans. Very Large Scale Integer.(VLSI) Syst.*, 3(2):327-333.

[15] Haghparast, M. and K. Navi, 2007. “A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems,” *Journal of Applied Sciences*,7(24):3995-4000.

AUTHOR PROFILE



A.JOHN STERRETT NOEL born in Madurai on 18.12.1990.did my B.TECH in electronics and communication engineering in KARUNYA university Coimbatore .Currently pursuing M.TECH 2nd year VLSI design in SATYHYABAMA university Chennai and my area of interest is LOW power VLSI design.

Email –noelnofear111@gmail.com